

# MICROPROCESSORS AND MICROSYSTEMS

## Index to Volume 20 (1997)

No 1 pp 3-64	No 6 pp 317-390
No 2 pp 67-136	No 7 pp 391-448
No 3 pp 139-200	No 8 pp 449-510
No 4 pp 203-258	No 9 pp 511-584
No 5 pp 261-316	No 10 pp 585-658

### Article index

#### Number 1

- The word-invalidate cache coherence protocol  
*M. Tomašević, V. Milutinović* 3
- A smart telemetry compression system for a space instrument: MARS-96 ELISMA instrument complex  
*A.M.V. Monteiro, W.W. Lu, M.P. Gough, J.A. Thompson, K.H. Yearby* 17
- Accessing MS-DOS applications over a TCP/IP network  
*I. Ozimek* 31
- Microcomputer-based remote terminal unit for a SCADA system  
*G.T. Heng* 39
- Simultaneous-switching noise analysis for Texas instruments FIFO products  
*N. Madani* 47
- High-speed, high-drive SN74ABT7819 FIFO  
*T. Ishii, N. Madani* 57

#### Number 2

- Languages for the programming of real-time embedded systems A survey and comparison  
*J.E. Cooling* 67
- On the nature of deadlines  
*A.P. Magalhães, M.Z. Relá, J.G. Silva* 79
- An ASIC for fast grey-scale dilation  
*I. Andreadis, A. Gasteratos, Ph. Tsilides* 89
- A deadlock prevention strategy for adaptive routing systems 97  
*A. Corradi, C. Stefanelli* 97
- A tiny microcontroller dataflow kernel  
*B. Kauler* 105
- The design of a non-blocking load processor architecture  
*P. Stenström, M. Balldin, J. Skeppstedt* 111

#### Number 3

- Object-oriented co-specification for embedded systems  
*W. Wolf* 141
- A system-level communication synthesis approach for hardware/software systems  
*T.B. Ismail, J.-M. Daveau, K.O'Brien, A.A. Jerraya* 149
- The COSYMA environment for hardware/software cosynthesis of small embedded systems  
*R. Ernst, J. Henkel, Th. Benner, W. Ye, U. Holtmann, D. Herrmann, M. Trawny* 159
- A practical hardware architecture to support software acceleration  
*M. Edwards, J. Forrest* 167
- System prototyping in the COBRA project  
*G. Koch, U. Weinmann, U. Keschull, W. Rosenstiel* 175
- Reconfigurable processor architectures  
*I. Page* 185

#### Number 4

- Time-range compatibility reasoning for asynchronous systems design  
*K.P. Lam, S.M. Yuen* 203
- Timing as a programming-in-the-large issue  
*L. Nigro, F. Tisato* 211
- Application-specific processor architectures for embedded control: case studies  
*E. Kappos, D.J. Kinniment* 225
- Fast Hartley transform implementation on DSP chips  
*K.M.M. Prabhu, R.S. Sundaram* 233
- A layered architecture for real-time systems  
*N.V. Satyanarayana, R. Mall, A. Pal* 241
- Effective algorithms for designing power distribution networks  
*Y.K. Wong, K.L. Shi, T.F. Chen* 251

#### Number 5

- Performance analysis of Clos interconnection networks under non-uniform traffic patterns  
*A.A. Veglis, A.S. Pombortsis* 261
- Mapping artificial neural networks to a tree shape neurocomputer  
*H. Klapuri, T. Härmäläinen, J. Saarinen, K. Kaski* 267
- Minimal pipeline architecture - an alternative to superscalar architecture  
*M.J. Forsell* 277
- Application of artificial neural networks for spacecraft instrument data compression  
*B.M. Reeder, M.P. Gough* 285
- Microcontroller based LCR meter  
*M.A. Atmanand, V.J. Kumar* 297

#### Number 6

- Implementation of a deductive database system using SQLBase  
*C.C. Keong, C. Yin* 317
- Parallel architecture support for high-speed protocol processing  
*T.S. Chan, I. Gorton* 325
- Parallelization of symmetry detection algorithms on a network of workstations  
*R. Parthiban, C.P. Ravikumar, R. Kakarala, J. Sivaswamy* 341
- Adaptive routing in k-ary n-cubes using incomplete diagnostic information  
*C.P. Ravikumar, C.S. Panda* 351
- Cache performance improvement through on-demand, in-cache page clearing  
*T. Kim, J.M. Kim, S.L. Min, C.S. Kim, S.-M. Moon, S. Hong* 361
- A transputer-based parallel machine translation system for Indian languages  
*S. Raman, N.R.K. Reddy* 373

#### Number 7

- A superscalar architecture to exploit

- instruction level parallelism  
*G. Steven, B. Christianson, R. Collins, R. Potter, F. Steven* 391
- A routing algorithm for row-based FPGAs  
*D. Kagaris* 401
- Loop parallelisation tool for message-passing systems  
*A.C.K. Heng, M.Y.H. Low* 409
- An on-line fault diagnosis scheme for linear processor arrays  
*D.-M. Kwai, B. Parhami* 423
- A microprocessor based fully digital AC servo drive  
*K.S. Low, K.W. Lim, M.F. Rahman* 429

## Number 8

- Low cost technologies for aerospace applications  
*J.A. Sparks* 449
- Achieving high integrity at low cost: a constructive approach  
*J.M. Sutton, B.A. Carré* 455
- ARINC 629 digital communication system – application on the 777 and beyond  
*S.J. Berger*
- Primary flight computers for the Boeing 777  
*J.D. Aplin* 473
- ARINC 653 — Achieving software re-use  
*A. Cook, K.J.R. Hunt* 479
- Simulation of future system data networks  
*A.E. Perkins, A.D. Birch, R.C.W. Davies* 485
- Complex systems proved and improved  
*G. Parkin* 495
- Efficient automatic code generation for embedded systems  
*D. Pilaud* 501

## Number 9

- Experience using an intermediate compiler target language for parallel machines  
*G.A. Papadopoulos* 511
- Instruction cache performance of a commercial workload on the Motorola 88110 microprocessor  
*M. Smotherman, M. Domeika, J. Watkins, D. Suggs* 521
- Perfectly overlapped generation of long runs on a transputer array for sorting  
*Y.-C. Lin, H.-Y. Lai* 529
- A DSP-based video compression test-bed  
*A.A. Kissim, F.K. Fong, K.S. Chua, S. Rangananth* 541
- Task scheduler co-processor for hard real-time systems  
*J.E. Cooling, P. Tweedale* 553
- The hardware design of compute/DRAM TRAMS  
*D.N.J. White* 567

## Number 10

- Microprocessor controlled three-way catalyst efficiency monitoring system  
*P.N. Botsaris, P.D. Sparis* 585

- Design and implementation of dual processor block with shared external cache memory  
*S.-W. Kim, H. Ko, W.-J. Hahn, J.-S. Hahn* 595
- BOAR: an advanced HW/SW coemulation environment for DSP system development  
*J. Isoaho, V. Köppa, J. Oksala, P. Ojala* 607
- Conceptual model for process control software specification  
*G. Godena* 617
- Exploring cache performance in multithreaded processors  
*D. Lioupis, S. Milios* 631
- Comparison between cellular automata and linear feedback shift registers based pseudo-random number generators  
*I. Kokolakis, I. Andreadis, Ph. Tsalides* 643

## Author Index

- Andreadis I. 89, 643  
 Aplin J.D. 473  
 Atmanand M.A. 297
- Balldin M. 111  
 Benner Th. 159  
 Berger S.J. 463  
 Birch A.D. 485  
 Botsaris P.N. 585
- Carré B.A. 455  
 Chan T.F. 251  
 Chan T.S. 325  
 Christianson B. 391  
 Chua K.S. 541  
 Collins R. 391  
 Cook A. 479  
 Cooling J.E. 67, 553  
 Corradi A. 97
- Daveau, J.-M. 149  
 Davies R.C.W. 485  
 Domeika M. 521
- Edwards M. 167  
 Ernst R. 159
- Fong F.K. 541  
 Forrest J. 167  
 Forsell M.J. 277
- Gasteratos A. 89  
 Godena G. 617  
 Gorton I. 325  
 Gough M.P. 17, 285
- Hahn J.-S. 595  
 Hahn W.-J. 595  
 Hämmäläinen T. 267  
 Heng A.C.K. 409  
 Heng G.T. 39  
 Henkel J. 159  
 Herrmann D. 159  
 Holtmann U. 159  
 Hong S. 361  
 Hunt K.J.R. 479
- Ishii T. 57  
 Ismail T.B. 149  
 Isoaho J. 607
- Jerraya A.A. 149
- Kagaris D. 401  
 Kakarala R. 341  
 Kappos E. 225  
 Kaski K. 267  
 Kassim A.A. 541  
 Kauler B. 105  
 Kebschull U. 175  
 Keong C.C. 317  
 Kim C.S. 361  
 Kim J.M. 361  
 Kim S.-W. 595  
 Kim T. 361  
 Kinniment D.J. 225  
 Klauri H. 267  
 Ko H. 595  
 Koch G. 175  
 Kokolakis I. 643  
 Köppa V. 607  
 Kumar V.J. 297  
 Kwai D.-M. 423
- Lai H.-Y. 529  
 Lam K.P. 203  
 Lim K.W. 429  
 Lin Y.-C. 529  
 Lioupis D. 631  
 Low K.S. 429  
 Low M.Y.H. 409  
 Lu W.W. 17
- Madani N. 47, 57  
 Magalhães A.P. 79  
 Mall R. 241  
 Milios S. 631  
 Milutinović V. 3  
 Min S.L. 361  
 Monteiro A.M.V. 17  
 Moon S.-M. 361
- Nigro L. 211
- O'Brien K. 149  
 Ojala P. 607  
 Oksala J. 607  
 Ozimek I. 31
- Page I. 185  
 Pal A. 241  
 Panda C.S. 351  
 Papadopoulos G.A. 511  
 Parhami B. 423  
 Parkin G. 495  
 Parthiban R. 341  
 Perkins A.E. 485  
 Pilaud D. 501  
 Pombortsis A.S. 261  
 Potter R. 391  
 Prabhu K.M.M. 233
- Rahman M.F. 429  
 Raman S. 373  
 Rangananth S. 541  
 Ravikumar C.P. 341, 351  
 Reddy N.R.K. 373  
 Reeder B.M. 285  
 Rela M.Z. 79  
 Rosenstiel W. 175

Saarinen J. 267  
 Satyanarayana N.V. 241  
 Shi K.L. 251  
 Silva J.G. 79  
 Sivaswamy J. 341  
 Skeppstedt J. 111  
 Smotherman M. 521  
 Sparis P.D. 585  
 Sparks J.A. 449  
 Stefanelli C. 97  
 Stenström P. 111  
 Steven F. 391  
 Steven G. 391  
 Suggs D. 521  
 Sundaram R.S. 233  
 Sutton J.M. 455

Thompson J.A. 17  
 Tisato F. 211  
 Tomašević M. 3  
 Trawny M. 159  
 Tsalides Ph. 89, 643  
 Tweedale P. 553

Veglis A.A. 261

Watkins J. 521  
 Weinmann U. 175  
 White D.N.J. 567  
 Wolf W. 141  
 Wong Y.K. 251  
 Ye W. 159  
 Yearby K.H. 17  
 Yin C. 317  
 Yuen S.M. 203

## Keyword Index

### AC servo drive

Permanent magnet synchronous motor,  
 Microprocessor 429

### Adaptive routing

Massively parallel systems, Deadlock  
 prevention 97

### Aerospace Electronics

Components and data communications,  
 Low-cost implementations 449

### Application-specific integrated processors

Embedded controllers, Motor control,  
 ASIC design 225

### ARINC 629

Terminal Controller, Data Bus, SIM,  
 Coupler, XPP, RPP 463

### ARINC 653

Software re-use, Integrated Modular  
 Electronics 479

### ASIC design

Application-specific integrated  
 processors, Embedded controllers, Motor  
 control 225

### ASIC

Mathematical morphology, VLSI 89

### Asynchronous bus data transfer

Timing analysis, Fuzzy knowledge  
 representation, Expert system  
 development, Diagnostic reasoning,  
 Microprocessor systems 203

### Avionics

Formal Methods, Formal Verification,  
 Propositional logic, Railways 495  
 Scalable Coherent Interface, Unified  
 network, Simulation, Data networks 485

### Back-propagation

Neurocomputers, Parallel  
 algorithm 267

### Bus utilization

Pipelined bus protocol, Multiprocessor,  
 TICOM, Shared cache, On-chip cache,  
 Shared bus 595

### Cache coherence

Snoopy protocols, Shared memory  
 multiprocessors 3

### Cache performance

Processor Performance,  
 Multithreading 631

### Cache

Performance evaluation, Code  
 reorganization 521

### Caches

Page clearing, Trace-driven simulation,  
 Multitasking traces 361

### Catalytic converter efficiency monitoring

Temperature monitoring, Emissions, On  
 board diagnosis 585

### Cellular automata

LFSRs, Pseudo-random number  
 generators 643

### Clos

Non-uniform traffic, Hierarchical  
 requesting model, Performance  
 evaluation 261

### Code reorganization

Cache, Performance evaluation, 521

### Coding

Spark Ada, High integrity software,  
 Correctness, Design 455

### Compiler target languages

Intermediate representations, Parallel  
 and distributed computing, Language  
 embeddings, Term graph rewriting  
 systems 511

### Compilers

Distributed-memory, Loop  
 parallelisation, Parallel computers,  
 Message-passing 409

### Components and data communications

Low-cost implementations, Aerospace  
 Electronics 449

### Computer architecture

Parallel processing, Embedded systems,  
 FPGA 185  
 Pipelining, Superscalar processor,  
 VLIW 277

### Computer control

Real-time systems, Control systems  
 engineering, Deadlines, Grace time,  
 Fault-tolerance, Error recovery 79

### Computer systems architecture

Performance optimisation, Hardware/  
 software codesign, High-level  
 synthesis 167

### Conceptual modelling

Process control, Software engineering  
 methodology 617

### Control systems engineering

Deadlines, Grace time, Fault-tolerance,  
 Error recovery, Computer control, Real-  
 time systems 79

### Correctness

Design, Coding, Spark Ada, High integrity  
 software 455

### Coupler

XPP, RPP, ARINC 629, Terminal  
 Controller, Data Bus, SIM 463

### Data Bus

SIM, Coupler, XPP, RPP, ARINC 629,  
 Terminal Controller 463

### Data compression

Fuzzy logic, Space instrumentation,  
 Smart instrument 17  
 Spacecraft instrumentation, Neural  
 networks 285

### Data flow models

Lustre, SAO<sup>+</sup>/SAGA environment, Safety  
 critical systems 501

### Data networks

Avionics, Scalable Coherent Interface,  
 Unified network, Simulation 485

### Data stream buffers

SN74ABT7819, FIFO memory 57

### Data-driven control

Error detection, Fault diagnosis, Fault  
 tolerance, Processor array, Scalability,  
 Systolic computation 423

### Dataflow

Real-time, RTOS, Embedded, TERSE,  
 tFlow 105

### Deadlines

Grace time, Fault-tolerance, Error  
 recovery, Computer control, Real-time  
 systems, Control systems  
 engineering 79

### Deadlock prevention

Adaptive routing, Massively parallel  
 systems 97

### Deductive databases

Horn clauses, Loose coupling, Tight  
 coupling, Logic programming 317

### Design partitioning

HW/SW codesign, Fast prototyping 607

### Design

Coding, Spark Ada, High integrity  
 software, Correctness 455

### Diagnostic reasoning

Microprocessor systems, Asynchronous  
 bus data transfer, Timing analysis, Fuzzy  
 knowledge representation, Expert system  
 development 203

### Dictionary

Transputer, Static assignment, Process  
 farming, Load sharing, Machine  
 translation, Verb centered analysis,  
 Phrase 373

### Dijkstra's algorithm

Transportation algorithm, Distribution  
 network, Optimization 251

### Distributed-memory

Loop parallelisation, Parallel  
 computers, Message-passing,  
 Compilers 409

### Distribution network

Optimization, Dijkstra's algorithm,  
 Transportation algorithm 251

### DRAM

Hardware Design, Transputer, TRAMS,  
 Memory Interfacing 567

### DSP processors

Fast algorithms, Hartley transform 233

### Electromagnetic interference

System design, Noise reduction 303

### Embedded computing

Real-time system, Hardware/software co-  
 design, Object-oriented 141

### Embedded controllers

Motor control, ASIC design,  
 Application-specific integrated  
 processors 225

**Embedded systems**

Hardware/software partitioning, Process scheduling, Run-time analysis 159  
 FPGA, Computer architecture, Parallel processing 185  
 Survey, Programming languages 67

**Embedded**

TERSE, tFlow, Dataflow, Real-time, RTOS 105

**Emissions**

On board diagnosis, Catalytic converter efficiency monitoring, Temperature monitoring 585

**Error detection**

Fault diagnosis, Fault tolerance, Processor array, Scalability, Systolic computation, Data-driven control 423

**Error recovery**

Computer control, Real-time systems, Control systems engineering, Deadlines, Grace time, Fault-tolerance 79

**Expert system development**

Diagnostic reasoning, Microprocessor systems, Asynchronous bus data transfer, Timing analysis, Fuzzy knowledge representation 203

**Fast algorithms**

Hartley transform, DSP processors 233

**Fast prototyping**

Design partitioning, HW/SW codesign 607

**Fault diagnosis**

Fault tolerance, Processor array, Scalability, Systolic computation, Data-driven control, Error detection 423  
 Massively Parallel Computers, Fault-tolerant routing, Interconnection networks, 351

**Fault tolerance**

Processor array, Scalability, Systolic computation, Data-driven control, Error detection, Fault diagnosis 423  
 Software design and Testing, Flight Control Systems 473

**Fault-tolerance**

Error recovery, Computer control, Real-time systems, Control systems engineering, Deadlines, Grace time 79

**Fault-tolerant routing**

Interconnection networks, Fault Diagnosis, Massively Parallel Computers 351

**FIFO memory**

Data stream buffers, SN74ABT7819 57

**FIFO products**

Simultaneous switching, Noise analysis 47

**Flight Control Systems**

Fault Tolerance, Software design and Testing 473

**Flow computation**

Preventive maintenance terminal, Remote terminal unit, Structured array database, Message protocol, Report-by-exception, Select-before-operate 39

**Formal Methods**

Formal Verification, Propositional logic, Railways, Avionics 495

**Formal Verification**

Propositional logic, Railways, Avionics, Formal Methods 495

**FPGA partitioning**

Hardware/software codesign, Prototyping 175

**FPGA**

Computer architecture, Parallel processing, Embedded systems 185  
 Routing algorithm, Maximal independent set 401

**FTP server**

Transputer, TCP/IP, Internet, MS-DOS, Telnet server 31

**Fuzzy knowledge representation**

Expert system development, Diagnostic reasoning, Microprocessor systems, Asynchronous bus data transfer, Timing analysis 203

**Fuzzy logic**

Space instrumentation, Smart instrument, Data compression 17

**General purpose**

Real-time systems, Layered architecture 241

**Grace time**

Fault-tolerance, Error recovery, Computer control, Real-time systems, Control systems engineering, Deadlines 79

**H.261 standard**

Video compression, TMS320C30 541

**Hard real time**

Scheduling, Language constructs and features, Process management, Object-oriented programming 211

**Hardware co-processors**

Real-time embedded systems, Scheduling 553

**Hardware Design**

Transputer, TRAMS, Memory Interfacing, DRAM 567

**Hardware/software co-design**

Object-oriented, Embedded computing, Real-time system 141

**Hardware/software codesign**

High-level synthesis, Computer systems architecture, Performance optimisation 167  
 Prototyping, FPGA partitioning 175

**Hardware/software partitioning**

Process scheduling, Run-time analysis, Embedded systems 159

**Hartley transform**

DSP processors, Fast algorithms 233

**Hierarchical requesting model**

Performance evaluation, Clos, Non-uniform traffic 261

**High integrity software**

Correctness, Design, Coding, Spark Ada 455

**High-level synthesis**

Computer systems architecture, Performance optimisation, Hardware/software codesign 167

**High-speed networks**

Protocol processing, Parallel architecture, Transputer, Occam 325

**Horn clauses**

Loose coupling, Tight coupling, Logic programming, Deductive databases 317

**HW/SW codesign**

Fast prototyping, Design partitioning 607

**Image symmetry detection**

Parallel virtual machine, Parallel image processing 341

**Instruction scheduling**

Superscalar, Multiple-instruction-issue 391

**Integrated Modular Electronics**

ARINC 653, Software re-use 479

**Interconnection networks**

Fault Diagnosis, Massively Parallel Computers, Fault-tolerant routing 351

**Interface synthesis**

System-level model, Protocol synthesis 149

**Intermediate representations**

Parallel and distributed computing, Language embeddings, Term graph rewriting systems, Compiler target languages 511

**Internet**

MS-DOS, Telnet server, FTP server, Transputer, TCP/IP 31

**Language constructs and features**

Process management, Object-oriented programming, Hard real time, Scheduling 211

**Language embeddings**

Term graph rewriting systems, Compiler target languages, Intermediate representations, Parallel and distributed computing 511

**Layered architecture**

General purpose, Real-time systems 241

**LCR measurements**

Microcontroller-application, Quasi-balanced bridge, PSD-application 297

**LFSRs**

Pseudo-random number generators, Cellular automata 643

**Linear array**

Sorting, Transputer 529

**Load sharing**

Machine translation, Verb centered analysis, Phrase, Dictionary, Transputer, Static assignment, Process farming 373

**Lockup-free caches**

Processor architecture, Non-blocking load instructions 111

**Logic programming**

Deductive databases, Horn clauses, Loose coupling, Tight coupling 317

**Loop parallelisation**

Parallel computers, Message-passing, Compilers, Distributed-memory 409

**Loose coupling**

Tight coupling, Logic programming, Deductive databases, Horn clauses 317

**Low-cost implementations**

Aerospace Electronics, Components and data communications 449

**Lustre**

SAO<sup>+</sup>/SAGA environment, Safety critical systems, Data flow models 501

**Machine translation**

Verb centered analysis, Phrase, Dictionary, Transputer, Static assignment, Process farming, Load sharing 373

**Massively Parallel Computers**

Fault-tolerant routing, Interconnection networks, Fault Diagnosis 351

**Massively parallel systems**

Deadlock prevention, Adaptive routing 97



- Mathematical morphology**
  - VLSI, ASIC 89
- Maximal independent set**
  - FPGA, Routing algorithm 401
- Memory interfacing**
  - DRAM, Hardware Design, Transputer, TRAMS 567
- Message protocol**
  - Report-by-exception, Select-before-operate, Flow computation, Preventive maintenance terminal, Remote terminal unit, Structured array database 39
- Message-passing**
  - Compilers, Distributed-memory, Loop parallelisation, Parallel computers 409
- Microcontroller-application**
  - Quasi-balanced bridge, PSD-application, LCR measurements 297
- Microprocessor systems**
  - Asynchronous bus data transfer, Timing analysis, Fuzzy knowledge representation, Expert system development, Diagnostic reasoning 203
- Microprocessor**
  - AC servo drive, Permanent magnet synchronous motor 429
- Motor control**
  - ASIC design, Application-specific integrated processors, Embedded controllers 225
- MS-DOS**
  - Telnet server, FTP server, Transputer. TCP/IP, Internet 31
- Multiple-instruction-issue**
  - Instruction scheduling, Superscalar 391
- Multiprocessor**
  - TICOM, Shared cache, On-chip cache, Shared bus, Bus utilization, Pipelined bus protocol 595
- Multitasking traces**
  - Caches, Page clearing, Trace-driven simulation 361
- Multithreading**
  - Cache performance, Processor Performance 631
- Neural networks**
  - Data compression, Spacecraft instrumentation 285
- Neurocomputers**
  - Parallel algorithm, Back-propagation 267
- Noise analysis**
  - FIFO products, Simultaneous switching 47
- Noise reduction**
  - Electromagnetic interference, System design 303
- Non-blocking load instructions**
  - Lockup-free caches, Processor architecture 111
- Non-uniform traffic**
  - Hierarchical requesting model, Performance evaluation, Clos 261
- Object-oriented programming**
  - Hard real time, Scheduling, Language constructs and features, Process management 211
- Object-oriented**
  - Embedded computing, Real-time system, Hardware/software co-design 141
- Occam**
  - High-speed networks, Protocol processing, Parallel architecture, Transputer 325
- On board diagnosis**
  - Catalytic converter efficiency monitoring, Temperature monitoring, Emissions 585
- On-chip cache**
  - Shared bus, Bus utilization, Pipelined bus protocol, Multiprocessor, TICOM, Shared cache 595
- Optimization**
  - Dijkstra's algorithm, Transportation algorithm, Distribution network 251
- Page clearing**
  - Trace-driven simulation, Multitasking traces, Caches 361
- Parallel algorithm**
  - Back-propagation, Neurocomputers 267
- Parallel and distributed computing**
  - Language embeddings, Term graph rewriting systems, Compiler target languages, Intermediate representations 511
- Parallel architecture**
  - Transputer, Occam, High-speed networks, Protocol processing 325
- Parallel computers**
  - Message-passing, Compilers, Distributed-memory, Loop parallelisation 409
- Parallel image processing**
  - Image symmetry detection, Parallel virtual machine 341
- Parallel processing**
  - Embedded systems, FPGA, Computer architecture 185
- Parallel virtual machine**
  - Parallel image processing, Image symmetry detection 341
- Performance evaluation**
  - Clos, Non-uniform traffic, Hierarchical requesting model 261
  - Code reorganization, Cache 521
- Performance optimisation**
  - Hardware/software codesign, High-level synthesis, Computer systems architecture 167
- Permanent magnet synchronous motor**
  - Microprocessor, AC servo drive 429
- Phrase**
  - Dictionary, Transputer, Static assignment, Process farming, Load sharing, Machine translation, Verb centered analysis, 373
- Pipelined bus protocol**
  - Multiprocessor, TICOM, Shared cache, On-chip cache, Shared bus, Bus utilization 595
- Pipelining**
  - Superscalar processor, VLIW, Computer architecture 277
- Preventive maintenance terminal**
  - Remote terminal unit, Structured array database, Message protocol, Report-by-exception, Select-before-operate, Flow computation 39
- Process control**
  - Software engineering methodology, Conceptual modelling 617
- Process farming**
  - Load sharing, Machine translation, Verb centered analysis, Phrase, Dictionary, Transputer, Static assignment 373
- Process management**
  - Object-oriented programming, Hard real time, Scheduling, Language constructs and features 211
- Process scheduling**
  - Run-time analysis, Embedded systems, Hardware/software partitioning 159
- Processor architecture**
  - Non-blocking load instructions, Lockup-free caches 111
- Processor array**
  - Scalability, Systolic computation, Data-driven control, Error detection, Fault diagnosis, Fault tolerance 423
- Processor Performance**
  - Multithreading, Cache performance 631
- Programming languages**
  - Embedded systems, Survey 67
- Propositional logic**
  - Railways, Avionics, Formal Methods, Formal Verification 495
- Protocol processing**
  - Parallel architecture, Transputer, Occam, High-speed networks 325
- Protocol synthesis**
  - Interface synthesis, System-level model 149
- Prototyping**
  - FPGA partitioning, Hardware/software codesign 175
- PSD-application**
  - LCR measurements, Microcontroller-application, Quasi-balanced bridge 297
- Pseudo-random number generators**
  - Cellular automata, LFSRs 643
- Quasi-balanced bridge**
  - PSD-application, LCR measurements, Microcontroller-application 297
- Railways**
  - Avionics, Formal Methods, Formal Verification, Propositional logic 495
- Real-time embedded systems**
  - Scheduling, Hardware co-processors 553
- Real-time system**
  - Hardware/software co-design, Object-oriented, Embedded computing 141
- Real-time systems**
  - Control systems engineering, Deadlines, Grace time, Fault-tolerance, Error recovery, Computer control 79
  - Layered architecture, General purpose 241
- Real-time**
  - RTOS, Embedded, TERSE, tFlow, Dataflow 105
- Remote terminal unit**
  - Structured array database, Message protocol, Report-by-exception, Select-before-operate, Flow computation, Preventive maintenance terminal 39
- Report-by-exception**
  - Select-before-operate, Flow computation, Preventive maintenance terminal, Remote terminal unit, Structured array database, Message protocol 39
- Routing algorithm**
  - Maximal independent set, FPGA 401
- RPP**
  - ARINC 629, Terminal Controller, Data Bus, SIM, Coupler, XPP 463

**RTOS**

Embedded, TERSE, tFlow, Dataflow,  
Real-time 105

**Run-time analysis**

Embedded systems, Hardware/software  
partitioning, Process scheduling 159

**Safety critical systems**

Data flow models, Lustre, SAO<sup>+</sup>/SAGA  
environment 501

**SAO<sup>+</sup>/SAGA environment**

Safety critical systems, Data flow models,  
Lustre 501

**Scalability**

Systolic computation, Data-driven  
control, Error detection, Fault diagnosis,  
Fault tolerance, Processor array 423

**Scalable Coherent Interface**

Unified network, Simulation, Data  
networks, Avionics 485

**Scheduling**

Hardware co-processors, Real-time  
embedded systems 553  
Language constructs and features,  
Process management, Object-oriented  
programming, Hard real time 211

**Select-before-operate**

Flow computation, Preventive  
maintenance terminal, Remote terminal  
unit, Structured array database, Message  
protocol, Report-by-exception 39

**Shared bus**

Bus utilization, Pipelined bus protocol,  
Multiprocessor, TICOM, Shared cache,  
On-chip cache 595

**Shared cache**

On-chip cache, Shared bus, Bus  
utilization, Pipelined bus protocol,  
Multiprocessor, TICOM 595

**Shared memory multiprocessors**

Cache coherence, Snoopy protocols 3

**SIM**

Coupler, XPP, RPP, ARINC 629, Terminal  
Controller, Data Bus 463

**Simulation**

Data networks, Avionics, Scalable  
Coherent Interface, Unified network 485

**Simultaneous switching**

Noise analysis, FIFO products 47

**Smart instrument**

Data compression, Fuzzy logic, Space  
instrumentation 17

**SN74ABT7819**

FIFO memory, Data stream buffers 57

**Snoopy protocols**

Shared memory multiprocessors, Cache  
coherence 3

**Software design and Testing**

Flight Control Systems, Fault  
Tolerance 473

**Software engineering methodology**

Conceptual modelling, Process  
control 617

**Software re-use**

Integrated Modular Electronics, ARINC  
653 479

**Sorting**

Transputer, Linear array 529

**Space instrumentation**

Smart instrument, Data compression,  
Fuzzy logic 17

**Spacecraft instrumentation**

Neural networks, Data compression 285

**Spark Ada**

High integrity software, Correctness,  
Design, Coding 455

**static assignment**

Process farming, Load sharing, Machine  
translation, Verb centered analysis,  
Phrase, Dictionary, Transputer 373

**Structured array database**

Message protocol, Report-by-exception,  
Select-before-operate, Flow computation,  
Preventive maintenance terminal,  
Remote terminal unit 39

**Superscalar processor**

VLW, Computer architecture,  
Pipelining 277

**Superscalar**

Multiple-instruction-issue, Instruction  
scheduling 391

**Survey**

Programming languages, Embedded  
systems 67

**System design**

Noise reduction, Electromagnetic  
interference 303

**System-level model**

Protocol synthesis, Interface  
synthesis 149

**Systolic computation**

Data-driven control, Error detection, Fault  
diagnosis, Fault tolerance, Processor  
array, Scalability 423

**TCP/IP**

Internet, MS-DOS, Telnet server, FTP  
server, Transputer 31

**Telnet server**

FTP server, Transputer, TCP/IP, Internet,  
MS-DOS 31

**Temperature monitoring**

Emissions, On board diagnosis, Catalytic  
converter efficiency monitoring 585

**Term graph rewriting systems**

Compiler target languages, Intermediate  
representations, Parallel and  
distributed computing, Language  
embeddings 511

**Terminal Controller**

Data Bus, SIM, Coupler, XPP, RPP, ARINC  
629 463

**TERSE**

tFlow, Dataflow, Real-time, RTOS,  
Embedded 105

**tFlow**

Dataflow, Real-time, RTOS, Embedded,  
TERSE 105

**TICOM**

Shared cache, On-chip cache, Shared  
bus, Bus utilization, Pipelined bus  
protocol, Multiprocessor 595

**Tight coupling**

Logic programming, Deductive  
databases, Horn clauses, Loose  
coupling 317

**Timing analysis**

Fuzzy knowledge representation, Expert  
system development, Diagnostic  
reasoning, Microprocessor systems,  
Asynchronous bus data transfer 203

**TMS320C30**

H.261 standard, Video compression 541

**Trace-driven simulation**

Multitasking traces, Caches, Page  
clearing 361

**TRAMS**

Memory interfacing, DRAM, Hardware  
Design, Transputer 567

**Transportation algorithm**

Distribution network, Optimization,  
Dijkstra's algorithm 251

**Transputer**

Linear array, Sorting 529  
Occam, High-speed networks, Protocol  
processing, Parallel architecture 325  
Static assignment, Process farming,  
Load sharing, Machine translation,  
Verb centered analysis, Phrase,  
Dictionary 373  
TCP/IP, Internet, MS-DOS, Telnet server,  
FTP server 31  
TRAMS, Memory interfacing, DRAM,  
Hardware Design 567

**Unified network**

Simulation, Data networks, Avionics,  
Scalable Coherent Interface 485

**Verb centered analysis**

Phrase, Dictionary, Transputer, Static  
assignment, Process farming, Load  
sharing, Machine translation 373

**Video compression**

TMS320C30, H.261 standard 541

**VLW**

Computer architecture, Pipelining,  
Superscalar processor 277

**VLSI**

ASIC, Mathematical morphology 89

**XPP**

RPP, ARINC 629, Terminal Controller,  
Data Bus, SIM, Coupler 463

